## WHAT IS CLAIMED IS:

- 1 1. A semiconductor device, comprising:
- 2 a workpiece;
- a first transistor formed in a first region of the workpiece, the first transistor having a first
- 4 source, a first drain, and a first gate;
- 5 a second transistor formed in a second region of the workpiece, the second transistor
- 6 having a second source, a second drain, and a second gate;
- 7 a first insulating layer disposed over at least the second source or the second drain of the
- 8 second transistor; and
- a second insulating layer disposed over at least the first source or the first drain of the
- 10 first transistor and over the first insulating layer over the second source or the second drain of the
- second transistor, the second insulating layer comprising a different material than the first
- 12 insulating layer.
- 1 2. The semiconductor device according to Claim 1, wherein the second insulating layer
- 2 increases surface tension of a top surface of the first source or the first drain of the first
- 3 transistor, and wherein the first insulating layer comprises a material that reduces surface tension
- 4 of a top surface of the second source or the second drain of the second transistor.
- 1 3. The semiconductor device according to Claim 2, wherein the first transistor comprises a
- 2 first channel region disposed beneath the first gate, wherein the second transistor comprises a
- 3 second channel region disposed beneath the second gate, wherein the second insulating layer
- 4 increases surface tension in the first channel region of the first transistor, and wherein the first
- 5 insulating layer reduces surface tension in the second channel region of the second transistor.

- 1 4. The semiconductor device according to Claim 1, wherein the first insulating layer
- 2 comprises an oxide material and the second insulating layer comprises a nitride material or a
- 3 carbon-containing material.
- 1 5. The semiconductor device according to Claim 4, wherein the first insulating layer
- 2 comprises silicon dioxide or silicon oxynitride, and the second insulating layer comprises silicon
- 3 nitride or silicon-carbon.
- 1 6. The semiconductor device according to Claim 4, wherein the first insulating layer
- 2 comprises a thickness of about 400 Å or less, and wherein the second insulating layer comprises
- a thickness of about 850 Å or less.
- 1 7. The semiconductor device according to Claim 1, further comprising:
- an interlevel dielectric (ILD) layer disposed over the first transistor and the second
- 3 transistor;
- a first contact formed within the ILD layer, the first contact making electrical contact to
- 5 the first source or the first drain of the first transistor; and
- a second contact formed within the ILD layer, the second contact making electrical
- 7 contact to the second source or the second drain of the second transistor.

- 1 8. The semiconductor device according to Claim 7, wherein the ILD layer comprises a
- 2 material etchable selective to the material of the second insulating layer.
- 1 9. The semiconductor device according to Claim 7, wherein the ILD layer comprises an
- 2 oxide material, and wherein the second insulating layer comprises a nitride material or carbon-
- 3 containing material.
- 1 10. The semiconductor device according to Claim 7, further comprising a first bond pad
- 2 disposed over the first contact, and a second bond pad disposed over the second contact.
- 1 11. The semiconductor device according to Claim 1, wherein the first region of the
- 2 workpiece is proximate the second region of the workpiece, wherein the semiconductor device
- 3 comprises a complimentary metal oxide semiconductor (CMOS) device, wherein the first
- 4 transistor comprises an n channel metal oxide semiconductor transistor (NMOS) device, and
- 5 wherein the second transistor comprises a p channel metal oxide semiconductor transistor
- 6 (PMOS) device.
- 1 12. The semiconductor device according to Claim 11, wherein the first source and the first
- 2 drain of the first transistor are N+ doped, and wherein the second source and the second drain of
- 3 the second transistor are P+ doped.
- 1 13. The semiconductor device according to Claim 1, further comprising a silicide layer
- 2 disposed over the first source, the first drain, and the first gate of the first transistor, and over the
- 3 second source, the second drain, and the second gate of the second transistor.

- 1 14. A complimentary metal oxide semiconductor (CMOS) device, the CMOS device comprising:
- a workpiece;

12

13

14

15

16

17

- a first transistor formed in a first region of the workpiece, the first transistor comprising an n channel metal oxide semiconductor transistor (NMOS) device, the first transistor having a
- 6 first source, a first drain, and a first gate;
- a second transistor formed in a second region of the workpiece, the second transistor

  comprising a p channel metal oxide semiconductor transistor (PMOS) device, the second

  transistor having a second source, a second drain, and a second gate:
- a surface tension-reducing layer disposed over at least the first source or the first drain of the first transistor;
  - a surface tension-inducing layer disposed over at least the first source or the first drain of the first transistor and over the surface tension-reducing layer over the second source or the second drain of the second transistor, the surface tension-inducing layer comprising a different material than the surface tension-reducing layer;
  - an interlevel dielectric (ILD) layer disposed over the first transistor and the second transistor;
- a first contact formed within the ILD layer, the first contact making electrical contact to the first source or the first drain of the first transistor; and
- a second contact formed within the ILD layer, the second contact making electrical contact to the second source or the second drain of the second transistor.

- 1 15. The semiconductor device according to Claim 14, wherein the surface tension-inducing
- 2 layer increases surface tension of a top surface of the first source or the first drain of the first
- 3 transistor, and wherein the surface tension-reducing layer comprises a material that reduces
- 4 surface tension of a top surface of the second source or the second drain of the second transistor.
- 1 16. The semiconductor device according to Claim 15, wherein the first transistor comprises a
- 2 first channel region disposed beneath the first gate, wherein the second transistor comprises a
- 3 second channel region disposed beneath the second gate, wherein the surface tension-inducing
- 4 layer increases surface tension in the first channel region of the first transistor, and wherein the
- 5 surface tension-reducing layer reduces surface tension in the second channel region of the second
- 6 transistor.
- 1 17. The semiconductor device according to Claim 14, wherein the surface tension-reducing
- 2 layer comprises an oxide material and the surface tension-inducing layer comprises a nitride
- 3 material or a carbon-containing material.
- 1 18. The semiconductor device according to Claim 17, wherein the surface tension-reducing
- 2 layer comprises silicon dioxide or silicon oxynitride, and the surface tension-inducing layer
- 3 comprises silicon nitride or silicon-carbon.
- 1 19. The semiconductor device according to Claim 14, wherein the surface tension-reducing
- 2 layer comprises a thickness of about 50 Å to about 300 Å, and wherein the surface tension-
- 3 inducing layer comprises a thickness of about 200 Å to about 700 Å.
- 1 20. The semiconductor device according to Claim 14, wherein the ILD layer comprises a
- 2 material that is etchable selective to the material of the surface tension-inducing layer.

- 1 21. The semiconductor device according to Claim 20, wherein the ILD layer comprises an
- 2 oxide material, and wherein the surface tension-inducing layer comprises a nitride material or a
- 3 carbon-containing material.
- 1 22. The semiconductor device according to Claim 14, wherein the first source and the first
- 2 drain of the first transistor are N+ doped, and wherein the second source and the second drain of
- 3 the second transistor are P+ doped.
- 1 23. The semiconductor device according to Claim 14, further comprising a silicide layer
- 2 disposed over the first source, the first drain, and the first gate of the first transistor, and disposed
- 3 over the second source, the second drain, and the second gate of the second transistor.
- 1 24. The semiconductor device according to Claim 14, further comprising a first bond pad
- 2 disposed over the first contact, and a second bond pad disposed over the second contact.

- 1 25. A method of manufacturing a semiconductor device, the method comprising:
- 2 providing a workpiece;
- forming a first transistor in a first region of the workpiece, the first transistor having a
- 4 first source, a first drain, and a first gate;
- forming a second transistor in a second region of the workpiece, the second transistor
- 6 having a second source, a second drain, and a second gate;
- forming a first insulating layer over at least the second source or the second drain of the
- 8 second transistor; and
- 9 forming a second insulating layer over at least the first source or the first drain of the first
- transistor and over the first insulating layer over the second source or the second drain of the
- second transistor, wherein forming the second insulating layer comprises forming a different
- material than the first insulating layer.
- 1 26. The method according to Claim 25, wherein forming the first insulating layer over at
- 2 least the second source or the second drain of the second transistor comprises:
- forming the first insulating layer over the first source or the first drain of the first
- 4 transistor and over the second source or the second drain of the second transistor; and
- 5 removing the first insulating layer from over the first source or the first drain of the first
- 6 transistor.

- 1 27. The method according to Claim 26, wherein removing the first insulating layer from over
- 2 the first source or the first drain of the first transistor comprises:
- depositing a photoresist over the first insulating layer;
- 4 patterning the photoresist;
- 5 removing portions of the photoresist to expose portions of the first insulating layer; and
- 6 removing the exposed portions of the first insulating layer, using the photoresist as a
- 7 mask.
- 1 28. The method according to Claim 25, wherein forming the second insulating layer
- 2 comprises forming a material that increases surface tension of a top surface of the first source or
- 3 the first drain of the first transistor, and wherein forming the first insulating layer comprises
- 4 forming a material that reduces surface tension over the second source or the second drain of the
- 5 second transistor.
- 1 29. The method according to Claim 28, wherein the first transistor comprises a first channel
- 2 region disposed beneath the first gate, wherein the second transistor comprises a second channel
- 3 region disposed beneath the second gate, wherein the second insulating layer increases surface
- 4 tension in the first channel region of the first transistor, and wherein the first insulating layer
- 5 reduces surface tension in the second channel region of the second transistor.
- 1 30. The method according to Claim 25, wherein forming the first insulating layer comprises
- 2 forming an oxide material, and wherein forming the second insulating layer comprises forming a
- 3 nitride material or a carbon-containing material.

- 1 31. The method according to Claim 30, wherein forming the first insulating layer comprises
- 2 forming silicon dioxide or silicon oxynitride, and wherein forming the second insulating layer
- 3 comprises forming silicon nitride or silicon-carbon.
- 1 32. The method according to Claim 25, wherein forming the first insulating layer comprises
- 2 forming a material layer comprising a thickness of about 400 Å or less, and wherein forming the
- 3 second insulating layer comprises forming a material layer comprising a thickness of about 850
- 4 Å or less.
- 1 33. The method according to Claim 25, further comprising:
- forming an interlevel dielectric (ILD) layer over the first transistor and the second
- 3 transistor;
- forming a first contact within the ILD layer, the first contact making electrical contact to
- 5 the first source or the first drain of the first transistor; and
- forming a second contact within the ILD layer, the second contact making electrical
- 7 contact to the second source or the second drain of the second transistor.
- 1 34. The method according to Claim 33, wherein forming the ILD layer comprises forming a
- 2 material that is etchable selective to the material of the second insulating layer.
- 1 35. The method according to Claim 33, wherein forming the first contact comprises using the
- 2 first insulating layer and the second insulating layer as an etch stop, and wherein forming the
- 3 second contact comprises using the second insulating layer as an etch stop.

- 1 36. The method according to Claim 33, wherein forming the ILD layer comprises forming an
- 2 oxide material, and wherein forming the second insulating layer comprises forming a nitride
- 3 material or a carbon-containing material.
- 1 37. The method according to Claim 33, wherein forming the first contact and forming the
- 2 second contact in the ILD layer comprise:
- depositing a photoresist over the ILD layer;
- patterning the photoresist with a pattern for the first contact and the second contact;
- 5 removing portions of the photoresist to expose portions of the ILD layer;
- 6 removing the exposed portions of the ILD layer using the photoresist as a mask, forming
- 7 a first trench for the first contact and forming a second trench for the second contact; and
- depositing a conductive material over the ILD layer to fill the first trench and the second
- 9 trench, forming the first contact and the second contact, respectively, in the ILD layer.
- 1 38. The method according to Claim 25, wherein the first region of the workpiece is
- 2 proximate the second region of the workpiece, wherein the semiconductor device comprises a
- 3 complimentary metal oxide semiconductor (CMOS) device, wherein the first transistor
- 4 comprises an n channel metal oxide semiconductor transistor (NMOS) device, the first source
- 5 and the first drain of the first transistor being N+ doped, and wherein the second transistor
- 6 comprises a p channel metal oxide semiconductor transistor (PMOS) device, the second source
- 7 and the second drain of the second transistor being P+ doped.
- 1 39. The method according to Claim 25, further comprising forming a silicide over the first
- 2 source, the first drain, and the first gate of the first transistor, and over the second source, the
- 3 second drain, and the second gate of the second transistor.